ABSTRACT OF THE DISCLOSURE

1   A memory cell array is composed of a plurality of blocks
2 separated in column direction every three word lines. Inter-block bit
3 wires are arranged. Each inter-block bit line connects a middle
4 diffusion wire for one of the memory cell units of first block of the
5 separated blocks and the middle diffusion wire for one of the memory
6 cell units of the adjacent second block lying on the other end side of
7 the diffusion wires of the first block. Inter-block ground wires are
8 arranged. Each inter-block ground wire connects the boundary
9 diffusion wire for the one memory cell unit of the first block and the
10 boundary diffusion wire for the one memory cell unit of the adjacent
11 third block lying on the one end side of the diffusion wires of the first
12 block.